OFFE 42 TO THE

THE UNITED STATES PATENT AND TRADEMARK OFFICE

99999999

In re Application of:

Fernando Gonzalez et al.

Serial No.: 10/751,141

Filed: December 31, 2003

For: Transistor Having Vertical Junction

Edge and Method of Manufacturing

the Same

Group Art Unit: 2815

Examiner:

Nguyen, Joseph H.

Atty. Docket: MICS:0114

02-1010

Mail Stop Appeal Brief-Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 CERTIFICATE OF MAILING 37 C.F.R. 1.8

I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Mail Stop Appeal Brief-Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date below:

May 22, 2006

Date

Robert A. Manware

OK to enter

N 7/7/06

REPLY BRIEF PURSUANT TO 37 C.F.R. § 41.41 AND IN RESPONSE TO THE EXAMINER'S ANSWER MAILED MARCH 31, 2006

This Reply Brief is being filed pursuant to 37 C.F.R. § 41.41 in response to the Examiner's Answer mailed on March 31, 2006. Specifically, this Reply Brief addresses the Examiner's continual insufficiency and inconsistency of the Examiner's rejections based on the Michejda reference. Appellants respectfully ask that the Board carefully consider not only the points made in this Reply Brief, but also Appellants' complete argument set forth in the previously filed Appeal Brief (submitted to the Office on January 13, 2006).

Independent claims 12, 17 and 22 each recite, inter alia, a transistor comprising "a drain terminal comprising a doped polysilicon material disposed within a first shallow cavity formed in an isolation oxide region" and "a source terminal comprising a polysilicon material disposed within a second shallow cavity formed in the isolation oxide region." Emphasis added.